About the SIS category

Instruction Simulation for SPARC and RISCV architectures