Hello RTEMS team,
I am interested to contribute in this project idea(#5536) for GSOC 2026. I have gone through existing RTEMS toolchain for both ARM and RISC V and also successfully built it on my linux mint. Currently drafting my GSOC proposal for the same. Any feedback on supporting the dual-ISA nature of this chip?